

A NOVEL HIGH SPEED ADDER ARCHITECTURE IMPLEMENTATION USING HDL

ABHILASH J.E.N*

AJAY D**

SURENDRA T***

TANUJA T****

ASHOK K*****

Abstract

This paper presents an efficient high speed parallel single-rail self-timed adder. It is based on a recursive formulation for performing multi-bit binary addition. The operation is parallel for those bits that do not need any carry chain propagation. Thus, the design attains logarithmic performance over random operand conditions without any special speedup circuitry or look-ahead schema. A practical implementation is provided along with a completion detection unit. The results are implemented and verified using standard Xilinx14.5 using ISE Simulator and results are compared with RCA. By observing the implementation the speed has increased 63.3% than existing work.

Keywords:

Parallel self timed adder

(PASTA);

Xilinx;

Mentor graphics;

Carry chain propagation;

*** B.Tech Program, Electronics And Communication Engineering.**

**** Andhra Pradesh,India**

***** Associate Professor, Dept Electronics And Communication Engineering.**

****** Swarnandhra College Of Engineering And Technology,Narsapur,West Godavari
Dst,Andhra Pradesh**

1. Introduction

An important operation of the processor is binary summation. Adder circuits have been developed for synchronous blocks, even though there is interest in asynchronous blocks without a clock frequency. Asynchronous designs do not gain time. Thus, they have a powerful potential for logical design, since they are not at risk of various problems with synchronized blocks. Logical flow in asynchronous circuits is limited by a request / acknowledgment, a handshake protocol for establishing a pipeline in the absence of clock pulses. Observed communication patterns for tiny items such as single bit adders, roads. Consequently, it is inheritable and efficiently controlled using a dual-rail transfer in adders. Valid transfer output with two rails also generates a confirmation from the block adder. Thus, asynchronous adders are based either on full coding of all channels with two rails, or on a pipeline operation using data coding with one bus and transfer representation with two rails for confirmation. Although these constants increase the strength of circuit blocks, they offer speed advantages for asynchronous adders. Thus, a healthier alternative is a good consideration that can solve these problems. This represents an asynchronous parallel accumulator using an algorithm. The design of the parallel adder is simple and uses half adders (HA) along with multiplexers that require minimal connections. Thus, it is suitable for performing very large integration. This design works with independent Carry chains. The execution in this article is moderate; it has feedback from the xor gateway to generate a cyclic asynchronous accumulator. Cyclic circuits are more efficient than acyclic blocks. The input data is applied before the output signal is amplified; this is called wave pipelining. It controls the automatic pipelining of the generated transfer inputs, separated by the propagation and inertial delays of the gates in the circuit. Monorail pipeline blocks are different from the double rail.

2. Research Method

2.1 Background

There are many blocks of binary armor and we focus on the asynchronous adder. Timer models are not more than industry standard models. This type of Adders runs faster for dynamic distribution data, and early identification can avoid the delays of delay in synchronous circuits. They are classified.

2.1.1 Pipelined adders using single-rail data encoding

A comparison of handshake request / receipt can be used to initiate assembly blocking as well as the flow of transmission generation signals. In most cases, the two-way transport convention is used to streamline the internal bitwise of the transfer results. The double -rail signals can represent more than two logic values (invalid, 0, 1), and therefore can be used to propagate bit-level acknowledgment when a single-bit operation is completed. When all acknowledge bits are high complete detection unit will sense. The carry-completion sensing adder blocks is an example of pipeline adders, which uses full adder (FA) functional designs, adapted for double-rail carry. A non-financially completion adder, It uses so-called different logic and early completion to select the number of delay lines for proper completion of response. However, the differed logic implementation is expensive due to high fan-in requirements.

2.1.2 Delay insensitive adders using dual-rail encoding

Delay Indicators are non-sequential objects that combine duplicate or duplicate actions. But, if there is a constraint but there is an unknown gate and a net delay, you can do exactly the right thing. There are many delays, such as floating adder and carry look ahead adder, which carry the operation in advance. This extension uses a double track layout and is believed to increase the area. Although double-track encryption doubles the complexity of the network, it can still be used to produce effective affinity designs for those used in single-track forms using dynamic designs or N-MOS. DIRCA uses 40 transistors whereas RCA uses only 28 transistors. Similar to CLA, the DICLA defines the bear's spread and kills comparisons in the direction of double coding. They do not tie the signals as chains, but in a hierarchical way. So they can do better if there is a long chain on a tree. A further minimization is ensured by the observation that the dual-tracking logic of logs may benefit from the creation of both 0 or 1 path. The rail logic does not wait on two roads that will be realized. Thus, the CLA should be accelerated to send dead signals at any stage of the tree. It has been developed and called DICLA, with DICLASP.

2.2.Design of PASTA

This section presents the theory and technology of parallel adders presented. The collector first accepts two entries and performs two and a half attachments. Next, it starts using previously

created carries and sums and do half additions recursively until all these carry bits become zero adjusted.

2.3. Architecture of PASTA

The general architecture of the adder is shown in Fig.1. The sel input of muxs are used as initially it selects the operands and when sel=1 used for carry paths. Half adders feedback path allows the whole bear signals to continue completing multiple repetitions when receiving zero values




Fig 1:General block diagram of PASTA

2.4 State Diagrams

Fig. 2 state diagrams are given for the initial phase and the iterative phase of the proposed design. Each state is represented by (C_{i+1}, S_i) pair where C_{i+1}, S_i is carryout and sum values, respectively, from the ith bit block. At the initial stage, the circle works as a part of a normal mode computing unit. Instead of full additions, the state can not appear due to the use of half-additions





Fig 2: State diagram of PASTA

During the repetition phase ($SEL = 1$), the reaction path is activated through the mux block. Transition Transitions (C_i) are allowed to complete recursion. From the definition of normal mode maps, the current design can not be considered a normal way, as entry results pass through multiple transitions before the final output is produced. Some changes will be made, as shown in the state diagram. It is analogous to cyclical circles where gate delays are used to separate individual states.

2.5. Implementation

PASTA architecture can be implemented by using xilinx 14.5 Mentor Graph program is used for synthesis and simulation. The resulting design is shown in Figure. Using the C-mos design, the p MOS transistor connected to this design Vdd ratio acts as a load register, resulting in static leakage when some of the transistors in the MOS are simultaneously present. In addition to C_i s, the SEL signal is also included for the TERM signal to ensure that completion can not be accidentally ignited during the initial selection phase of the current input. It also prevents p MOS pulling transistor from always on. Thus, the static current will only flow for the actual calculation duration.



3. Results and Analysis

Fig 3:Internal RTL schematic of PASTA

recu_add Project Status			
Project File:	parallel.xise	Parser Errors:	No Errors
Module Name:	recu_add	Implementation State:	Synthesized
Target Device:	xc7a100t-3csg324	• Errors:	No Errors
Product Version:	ISE 14.5	• Warnings:	No Warnings
Design Goal:	Balanced	• Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	70	126800	0%
Number of Slice LUTs	72	63400	0%
Number of fully used LUT-FF pairs	69	73	94%
Number of bonded IOBs	56	210	26%
Number of BUFG/BUFGCTRL/BUFHCEs	1	128	0%

Fig 4:Synthesis report of PASTA




Fig 5:Final output of PASTA

4. Conclusion

PARAMETER	PASTA	RCA
Number of slice LUTs	72	24
Number of fully used LUT-FF pairs	69	0
Number of bounded IOBS	56	50
Number of slice register	70	Null
Number of BUFG/BUFGCTRL/BUFHCE	1	Null
Time delay	1.639ns	4.467ns

Table 1:comparison of parallel self timed adder and ripple carry adder

These days speed of the multiplier has become an asset or constraint due to the importance of multiplier circuit in a wide variety of microelectronic systems. In this paper we analyzed different multiplier techniques taking speed as the main criteria. parallel self timed adder is proved to be more efficient in terms of speed compared to conventional multiplication techniques generated the output

References

1. Kakidi Kadavath Beeran , R. Prasad Recursive Approach to the Design of a Parallel Self Timed Adder
2. Geer D. Is it time for clockless chips? [Asynchronous processor chips, IEEE Compute. 2005; 38(3): 18-19.
3. Sparsø J, Furber S. Principles of Asynchronous Circuit Design. Boston, MA, USA: Kluwer Academic, 2001.
4. Choudhury P, Sahoo S, Chakraborty M. Implementation of basic arithmetic operations using cellular automaton,” in Proc. ICIT, 2008, 79-80.
5. Rahman MZ, Kleeman L. A delay matched approach for the design of asynchronous sequential circuits, Dept. Comput. Syst. Technol, Univ. Malaya, Kuala Lumpur, Malaysia, Tech. Rep. 05042013, 2013.
6. Riedel MD. Cyclic combinational circuits, Ph.D. dissertation, Dept. Comput. Sci., California Inst. Technol., Pasadena, CA, USA, 2004.
7. R. F. Tinder, Asynchronous Sequential Machine Design and Analysis:A Comprehensive Development of the Design and Analysis of Clock-Independent State Machines and Systems. San Mateo, CA, USA:Morgan, 2009.
8. W. Liu, C. T. Gray, D. Fan, and W. J. Farlow, “A 250- MHz wavepipelined adder in 2- μ m CMOS,” IEEE J. Sol-id- State Circuits, vol. 29,no. 9, pp. 1117–1128, Sep. 1994.
9. F.-C. Cheng, S. H. Unger, and M. Theobald, “Selftimed carry-lookaheadadders,” IEEE Trans. Comput., vol. 49, no. 7, pp. 659–672, Jul. 2000.
- 10.S. Nowick, “Design of a low-latency asynchronous adder using speculativecompletion,” IEE Proc. Comput. Digital Tech., vol. 143, no. 5,pp. 301–307, Sep. 1996.
11. N. Weste and D. Harris, CMOS VLSI Design: A Cir-cuits and SystemsPerspective. Reading, MA, USA: Ad-dison- Wesley, 2005.
12. C. Cornelius, S. Koppe, and D. Timmermann, “Dy-namic circuit techniquesin deep submicron

technologies: Domino logic reconsidered,” in Proc. IEEE ICICDT, Feb. 2006, pp. 1–4. 2

13. M. Anis, S. Member, M. Allam, and M. Elmasry, “Impact of technologyscaling on CMOS logic styles,”

IEEE Trans. Circuits Syst., Analog Digital Signal Process., vol. 49, no. 8, pp. 577–588, Aug. 2002.